High Current Surface Mount PNP Silicon Low V_{CE-SAT} **Switching Transistor for Load Management in Portable Applications**

• This is a Pb-Free Device

MAXIMUM RATINGS $(T_A = 25^{\circ}C)$

| Rating | Symbol | Max | Unit |
|--------------------------------|------------------|---------------------------|------|
| Collector-Emitter Voltage | V _{CEO} | -35 | Vdc |
| Collector-Base Voltage | V _{CBO} | -55 | Vdc |
| Emitter-Base Voltage | V _{EBO} | -5.0 | Vdc |
| Collector Current – Continuous | I _C | -2.0 | Adc |
| Collector Current – Peak | I _{CM} | -7.0 | Α |
| Electrostatic Discharge | ESD | HBM Class 3 MM Class C | |

THERMAL CHARACTERISTICS

| Characteristic | Symbol | Max | Unit |
|---|---------------------------------------|----------------|-------|
| Total Device Dissipation T _A = 25°C | P _D (Note 1) | 635 | mW |
| Derate above 25°C | | 5.1 | mW/°C |
| Thermal Resistance, Junction-to-Ambient | R _{θJA} (Note 1) | 200 | °C/W |
| Total Device Dissipation T _A = 25°C | P _D (Note 2) | 1.35 | W |
| Derate above 25°C | | 11 | mW/°C |
| Thermal Resistance, Junction–to–Ambient | R _{θJA} (Note 2) | 90 | °C/W |
| Thermal Resistance, Junction–to–Lead #1 | $R_{	hetaJL}$ | 15 | °C/W |
| Total Device Dissipation (Single Pulse < 10 sec) | P _{Dsingle} (Notes 2 & 3) | 2.75 | W |
| Junction and Storage Temperature Range | T _J , T _{stg} | –55 to +150 | °C |

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

- FR-4 @ 100 mm², 1 oz copper traces.
 FR-4 @ 500 mm², 1 oz copper traces.
- 3. Thermal response.




ON Semiconductor®

http://onsemi.com


35 VOLTS **2.0 AMPS** PNP TRANSISTOR

COLLECTOR 1, 2, 3, 6, 7, 8





ChipFET™ **CASE 1206A** STYLE 4



G4 = Specific Device Code M = Month Code

ORDERING INFORMATION

| Device | Package | Shipping [†] |
|----------------|----------------------|-----------------------|
| NSS35200CF8T1G | ChipFET (Pb-Free) | 3000/ Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted)

| Characteristic | Symbol | Min | Typical | Max | Unit |
|--|----------------------|-------------------|-------------------|-------------------------|------|
| OFF CHARACTERISTICS | | | | | |
| Collector – Emitter Breakdown Voltage (I _C = –10 mAdc, I _B = 0) | V _{(BR)CEO} | -35 | -45 | _ | Vdc |
| Collector – Base Breakdown Voltage (I _C = –0.1 mAdc, I _E = 0) | V _{(BR)CBO} | -55 | -65 | _ | Vdc |
| Emitter – Base Breakdown Voltage $(I_E = -0.1 \text{ mAdc}, I_C = 0)$ | V _{(BR)EBO} | -5.0 | -7.0 | - | Vdc |
| Collector Cutoff Current $(V_{CB} = -35 \text{ Vdc}, I_E = 0)$ | I _{CBO} | - | -0.03 | -0.1 | μAdc |
| Collector–Emitter Cutoff Current (V _{CES} = -35 Vdc) | I _{CES} | _ | -0.03 | -0.1 | μAdc |
| Emitter Cutoff Current (V _{EB} = -6.0 Vdc) | I _{EBO} | _ | -0.01 | -0.1 | μAdc |
| ON CHARACTERISTICS | • | | | • | |
| DC Current Gain (Note 4) $(I_C = -1.0 \text{ A}, V_{CE} = -2.0 \text{ V})$ $(I_C = -1.5 \text{ A}, V_{CE} = -2.0 \text{ V})$ $(I_C = -2.0 \text{ A}, V_{CE} = -2.0 \text{ V})$ | h _{FE} | 100 100 100 | 200 200 200 | - 400 - | |
| Collector – Emitter Saturation Voltage (Note 4) ($I_C = -0.1 \text{ A}$, $I_B = -0.010 \text{ A}$) ($I_C = -1.0 \text{ A}$, $I_B = -0.010 \text{ A}$) ($I_C = -2.0 \text{ A}$, $I_B = -0.02 \text{ A}$) | V _{CE(sat)} | - - - | - - - | -0.10 -0.15 -0.30 | V |
| Base – Emitter Saturation Voltage (Note 4) (I _C = -1.0 A, I _B = -0.01 A) | V _{BE(sat)} | - | -0.68 | -0.85 | V |
| Base – Emitter Turn–on Voltage (Note 4) (I _C = -2.0 A, V _{CE} = -3.0 V) | V _{BE(on)} | _ | -0.81 | -0.875 | V |
| Cutoff Frequency (I _C = -100 mA, V _{CE} = -5.0 V, f = 100 MHz) | f _T | 100 | _ | _ | MHz |
| Input Capacitance (V _{EB} = -0.5 V, f = 1.0 MHz) | Cibo | _ | 600 | 650 | pF |
| Output Capacitance (V _{CB} = -3.0 V, f = 1.0 MHz) | Cobo | _ | 85 | 100 | pF |
| Turn–on Time (V _{CC} = -10 V, I _{B1} = -100 mA, I _C = -1 A, R _L = 3 Ω) | t _{on} | - | 35 | - | nS |
| Turn–off Time (V_{CC} = -10 V, I_{B1} = I_{B2} = -100 mA, I_{C} = 1 A, R_{L} = 3 Ω) | t _{off} | - | 225 | - | nS |

^{4.} Pulsed Condition: Pulse Width = 300 μ sec, Duty Cycle \leq 2%




Figure 1. Collector Emitter Saturation Voltage versus Collector Current

Figure 2. Collector Emitter Saturation Voltage versus Collector Current




Figure 3. DC Current Gain versus Collector Current




Figure 5. Base Emitter Turn-On Voltage versus Collector Current






Figure 6. Input Capacitance




Figure 7. Output Capacitance Figure 8. Safe Operating Area





Figure 9. Normalized Thermal Response

PACKAGE DIMENSIONS

ChipFET CASE 1206A-03 **ISSUE PRELIMINARY**




NOTES:

- DIMENSIONING AND TOLERANCING PER

- ID DIMENSIONING AND TOLLINGWING THE ANSI YI 4.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 MOLD GATE BURRS SHALL NOT EXCEED 0.13 MM PER SIDE.
 LEADFRAME TO MOLDED BODY OFFSET IN HORIZONTAL AND VERTICAL SHALL
- IN HORIZONIAL AND VERTICAL SHALL
 NOT EXCEED 0.08 MM.
 5. DIMENSIONS A AND B EXCLUSIVE OF
 MOLD GATE BURRS.
 6. NO MOLD FLASH ALLOWED ON THE TOP
- AND BOTTOM LEAD SURFACE.

| | MILLIMETERS | | INCHES | | |
|-----|-------------|------|-----------|-------|--|
| DIM | MIN | MAX | MIN | MAX | |
| Α | 2.95 | 3.10 | 0.116 | 0.122 | |
| В | 1.55 | 1.70 | 0.061 | 0.067 | |
| C | 1.00 | 1.10 | 0.039 | 0.043 | |
| D | 0.25 | 0.35 | 0.010 | 0.014 | |
| G | 0.65 BSC | | 0.025 BSC | | |
| 7 | 0.10 | 0.20 | 0.004 | 0.008 | |
| K | 0.28 | 0.42 | 0.011 | 0.017 | |
| L | 0.55 BSC | | 0.022 BSC | | |
| М | 5° NOM | | 5° NOM | | |
| S | 1.80 | 2.00 | 0.072 | 0.080 | |

SOLDERING FOOTPRINT*



^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ChipFET is a trademark of Vishay Siliconix.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.